The department of Computer Science and Engineering of the Government College of Engineering and Textile Technology is organizing a workshop starting 10th August till 14th August for faculty members and professionals from the industry those who are interested in Digital Logic Design in its own premises. Maximum 30 faculty members and limited number of students (internal 4th year CSE & EE) will be selected as participants on first-come-first-serve basis.
Experts from Jadavpur University & Govt. Engineering Colleges will deliver introductory lecture, provide training and introduce practical applications in various research fields of FPGA Based Digital Systems Design.
The workshop will lay emphasis on the methodologies for digital system hardware design with FPGAs (Field Programmable Gate Arrays) and its implementation techniques.
However, accommodation expenses will have to be met by the participants themselves. The college will only provide assistance in the same.
The last date of registration is 30th July, 2015. Interested participants are requested to send duly filled registration form in the prescribed format.
To know more about the workshop and to register, visit http://www.gcettb.org.in/fdpcse.jsp
Source: Rahul Mahato, click4college Specialist
Frequently Asked Questions
Sorem ipsum dolor sit amet consectur adipiscing elit sed eius mod nt labore dolore magna aliquaenim ad minim sorem ipsum dolor sit amet consectur adipiscing elit sed eius modam.
Sorem ipsum dolor sit amet consectur adipiscing elit sed eius mod nt labore dolore magna aliquaenim ad minim sorem ipsum dolor sit amet consectur adipiscing elit sed eius modam.
